Stockholm, September 10th, 2013

 

FPGAworld

 

08:30 - 09:00

Registration

09:00 - 09:15

Room: Renen

Conference opening
Lennart Lindh, FPGAworld

Thony Johansson, ÅF, Sweden

09:15 – 10:00

Room: Renen
Academic Key Note Session

From FPGA to Polymorphic computing

Prof. Koen Bertels, Technical University of Delft, Netherland
Session Chair: Johnny Öberg, KTH Royal Institute of Technology, Sweden

10:00 - 10:30

Coffee Break & Exhibition
 Sponsored by ÅF

ÅF

10:30 - 12:00

Industrial program, A1-3

Debugging

Session Chair:

Tryggve Mathiesen, InformASIC

Academic Program, B1-3

NoCs/Off-chip Communication

Session Chair:
Prof. Koen Bertels, Technical University of Delft, Netherland

Abstracts

Product Program, C1-3

 

Session Chair:

Roger Ericsson, ÅF, Sweden

A1: 10 Wayes to Effectively Debug your FPGA Design

Antti Innamaa, Synopsys, USA

INFO

 

A2: SoC advanced debug and cross triggering with ARM DS-5
David Bauman, Xelmo AB, Sweden

INFO


A3: Improve your VHDL testbench. - A practical approach

Espen Tallaksen,  Bitvis, Norway
INFO

B1: The CompSOC Design Flow for Virtual Execution Platforms

Sven Goossens, Benny Akesson, Ashkan Beyranvand Nejad, Andrew Nelson, Martijn Koedam, Kees Goossens - Eindhoven University of Technology, The Netherlands

 

B2: A Flexible Communication Method for Multi FPGA Based Design

Claudiu Chirap, Octavian Cret - Technical University of Cluj-Napoca, Romania

 

B3: An Improved Transmission scheme for Error-prone Inter-Chip Network-on-Chip Communication links implemented on FPGAs

Saif Uddin, Johnny Öberg - KTH Royal Institute of Technology, Sweden

 

C1: Implementing DSP Algorithms on FPGAs using MATLAB and Simulink
Jonas Rutström, Senior Application Engineer, MathWorks
INFO

C2: A practical guidance towards more advanced verification using Coverage and OVL
Rick Stroot, Senior Application Engineer, InnoFour, Netherlands
INFO

C3: I/O Checker
Verifying hundreds of FPGA IO pins
between PCB and FPGA  in minutes

Willem Gruter, HDL Works, Netherlands

12:00 - 13:00

Lunch Break & Exhibition

13:00 – 13:45

Room:  Renen
Key Note Session

FPGAs – Past, present, and Future. Notes from the past 25 years

Mike Dini, Dini Group, USA

Session Chair: Lennart Lindh, FPGAworld

13:45 - 14:00

Room Change & Exhibition

14:00 - 15:30

Industrial and student/hackers program

A4-7 
Design Methods and Student/hackers work

Session Chair: Magnus Peterson, Synective Labs AB, Sweden

Academic Program

B4-6

Power Optimization

 

Session Chair:

Prof. Peeter Ellervee,

Tallinn University of Technology, Estonia

Abstracts

Product Program

C4-6

 

Session Chair:
Rick Stroot, Senior Application Engineer, InnoFour, Netherlands

A4: Software-driven FPGA Systems On Chip Design Methodology
Tryggve Mathiesen, CTO Informasic AB

INFO

 

A5: Challenges when designing FPGA’s for safety critical applications

Roger Ericsson, ÅF, Sweden

INFO

 

Student/Hackers program:

A6 (15 min):
Multithreaded 32 bit RISC implementation in FPGA
Ulf Samuelsson,  AGSTU School of Higher Vocational Education, Sweden
INFO


A7 (15 Min): 
 NoC System Generator: a Tool for Fast Prototyping of Multi-Core Systems on FPGAs
Johnny Öberg, Francesco Robino, Hosein Attarzadeh, Ingo Sander,  KTH Royal Institute of Technology, Sweden

B4:  Energy proportional computing in Commercial FPGAs with Adaptive Voltage Scaling

Jose Nunez-Yanez - University of Bristol, UK

 

B5:  Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ
Mohammadsadegh Sadri, Christian Weis, Norbert Wehn, Luca Benini - University of Bologna, Italy

 

B6: Tracking the Pipelining-Power Rule along the FPGA Technical Literature

Eduardo Boemo, Gabriel Caffarena, Juan Pablo Oliver - Universidad Autónoma de Madrid, Spain

C4: Introducing a New Level of FPGA Security
Avnet-Memec

INFO

 

C5: Faster, Cheaper and Safer FPGA Development - A practical approach

Espen Tallaksen, Bitvis, Norway
INFO

 

C6: Introducing the world’s highest density FPGA built using Intel’s 22nm FinFET technology

Les MacInnes, Achronix

INFO

15:30 - 16:00

Coffee Break & Exhibition

16:00 - 16:30

Room: Renen

Panel Discussion

The evolvement of the FPGA designer

Session Moderator: Per Henricsson, Elektroniktidningen (Swedish Magazine)

INFO

Panel:

Prof. Koen Bertels, Technical University of Delft, Netherland
Mike Dini, Dini Group, USA
Johnny Öberg, KTH Royal Institute of Technology, Sweden

16:30

- 18:00

Go Home Drink
Sponsored by FPGAworld and ÅF

 

 

 

SPONSORS

 

ÅFACMDTUElektroniktidningenAktuell Elektronik

 

Exhibitors and Product Presenters

ÅF, Sweden, Synopsys, USA, InnoFour, Netherlands, More Electronics, Denmark, Tabula, USA, Achronix, Avnet-Memec, USA, HDL Works, Netherlands, Dini Group, USA, Silica, Denmark, Sigasi, Belgium, Mathworks, USA, ELSIP, Sweden, DTU, Denmark, Bitvis, Norway, Aktuell Elektronik, Denmark, Elektronik Tidningen, Sweden, Synective Labs, Sweden, AGSTU, Sweden

 

Disclaim
All the information (including hardware, software, designs, text and files) on this site are provided "as is" and without any warranties expressed or implied, including but not limited to implied warranties of merchantability and fitness for a particular purpose. In no event should the author be liable for any damages whatsoever (including without limitation, damages for loss of business profits, business interruption, loss of business information, or any other pecuniary loss) arising out of the use or inability to use information (including software, designs and files) provided on this site.
Copyright
Unless otherwise specified, all information (including text, software, designs and files) provided on this site are copyrighted
.

Copyright FPGAworld.com. All Rights Reserved