

08:30	<b>FPGAworld 2015</b> Registration; Stockholm, Sep 8th, Frösundaleden 2A, 169 70 Solna, SWEDEN. <a href="http://www.FPGAworld.com">www.FPGAworld.com</a>
-------	--


Sponsors:	      
-----------	--

09:00	<b>Conference Opening</b> Thony Johansson, ÅF and Lennart Lindh, FPGAworld Room: Renen
-------	--

09:15 – 10:00	Keynote Speaker: <b>Ahmed Hemani</b> , Professor, KTH, Stockholm, Sweden <b>Next Generation Massively Parallel VLSI Architectures and Design Methods</b> Session Chair: Lennart Lindh, FPGAworld Room: Renen <a href="#">more information</a>
---------------	--

10:00	<b>Coffee Break &amp; Exhibition, sponsor</b> 
-------	---

	Industrial&Student/Hackers Session Chair: <b>Roger Ericsson</b> , ÅF, Sweden Room: Renen <a href="#">Abstracts-A</a>	Academic Program, B1-4 Session Chair: <b>Johnny Öberg</b> , KTH, Sweden Room: Råven <a href="#">Abstracts-B</a> and <a href="#">Proceedings</a>	Product Program Session Chair: <b>Ove Boström</b> , FPGAworld Room: Gasellen <a href="#">Abstracts-C</a>
10:30 - 12:30	<b>A1: Automotive ADAS feature saves lives with flexible HW (FPGA etc.) – practical implementation reference</b> Tryggve Mathiesen, Qamcom R&T AB, Sweden	<b>B1: Analysis of FPGA-Based Reconfiguration Methods for Mobile and Embedded Applications</b> Darshika Gimhani Perera, University of Colorado, USA	<b>C1: Unlocking the full potential of 'in-lab' FPGA debug and verification</b> Frédéric Leens, CEO, Exostiv Labs
	<b>A2: High-speed FPGA-based stereovision system - a success story</b> Rafal Kapela, Ph.D., Antmicro Ltd/Poznan University of Technology, Poland	<b>B2: An EG-LDPC Based 2-Dimensional Error Correcting Code for Mitigating MBUs of SRAM Memories</b> Enver Cavus, Turkey	<b>C2: Designing power for FPGAs,</b> Thomas Ginell - Field Application Engineer at Linear Technology
	<b>A3: Real-time operating system, hardware or software?</b> André Norberg, AGSTU, Sweden, <a href="#">more information</a>	<b>B3: High Level Synthesis Based Hardware Accelerator Design for Processing SQL Queries</b> Gorker Alp Malazgirt, Bogazici University, Turkey	<b>C3-4: UVM Framework – an easy way to improve your verification job</b> Stefan Bauer (Mentor Graphics), InnoFour, ( <a href="#">more information</a> )
	<b>A4: The critically missing VHDL testbench feature - Finally a structured approach</b> Espen Tallaksen, Bitvis, Norway <a href="#">more information</a>	<b>B4: Comparison of Predictive-Corrective Video Coding Filters for Real-Time FPGA-based Lossless Compression in Multi-Camera Systems</b>	

		Yimu Wang, Hasselt University, Belgium	
12:30	<b>Lunch Break &amp; Exhibition</b>		
13:30 - 15:30	<p>Industrial program Session Chair: <b>Kim Petersén</b>, HDC Room: Renen <a href="#">Abstracts-A</a></p>	<p>Industrial and product program Session Chair: <b>David Källberg</b>, FPGAworld Room: Råven <a href="#">Abstracts-A</a></p>	<p>Product Program Session Chair: <b>Ove Boström</b>, FPGAworld Room: Gasellen <a href="#">Abstracts-C</a></p>
	<p><b>A5: Accelerating embedded software development and ASIC verification with FPGAs</b> Juergen Jaeger, Cadence Design Systems, USA</p> <p><b>A6: OpenCL in an Embedded Environment</b>, Johan Karlsson, Xelmo AB, Sweden, <a href="#">more information</a></p> <p><b>A7: New Low Level C programming book for students with Altera BeMicro 10</b> Lars Bengtsson, University of Gothenburg, Sweden</p> <p><b>A8: The FPGA on a Printed Circuit Board</b> John Steinar Johnsen, Elmatica AS, Norway (<a href="#">more information</a>)</p>	<p><b>A9/10 (1 hour): OSVVM for VHDL Verification</b> Jim Lewis, SynthWorks Design Inc, USA, <a href="#">more information</a>, <a href="#">Course</a></p> <p><b>A11: The IP-component I2C_Master_IP</b> Lars Högberg, AGSTU School, Sweden, <a href="#">more information</a></p> <p><b>Product Presentation</b></p> <p><b>C9: SmartFusion2 – Embedded system "Root-of-Trust" Secure Boot Demonstration</b> Peter Trott, Microsemi, USA</p> <p><b>D1, Tutorial 13:30- 15:00: Universal VHDL Verification Methodology (UVVM)</b> Room: <b>Storcken</b>, booking in reception. Espen Tallaksen (<a href="#">Information</a>) <a href="#">Course</a></p>	<p><b>C5: FPGA based CAN FD communication brings CAN to new levels</b>, Ludvig Vidlid, Synecitve Labs, <a href="#">more information</a></p> <p><b>C6/7: (1 hour): Optimizing HW/SW partition of a complex embedded system using C/C++</b> Olivier Tremois, EMEAI DSP Specialist FAE, XILINX, USA</p> <p><b>C8: Title: Max10 - The next step in low cost FPGA integration</b> <b>Presenters:</b> Nikolay Rognlien, MDE Programmable Logic, Arrow Norway AS, (<a href="#">more information</a>, <a href="#">info 2</a>)</p>
15:30	Coffee Break & Exhibition, Sponsor 		
16:00 - 16:30	<p>Panel Discussion</p> <p><b>What will be the impact of Intel on Altera? Any reason to be frightened? Xilinx next?</b></p> <p>Session Moderator: Lennart Lindh, FPGAworld</p> <p>Opinion presenter: <b>Mike Dini</b>, Dini Group, USA (10 minutes without interruption)</p> <p>Panel: <b>The participants in the room!</b></p> <p>Room: Renen</p>		
16:30	<b>Go Home Drink in the Exhibition hall</b>		

Exhibitors and Product Presenters	ÅF, Sweden Aktuel Elektronik, Denmark Elektroniktidningen, Sweden The Dini Group, USA ELMATICA AS, Norway	Exostiv Labs, Belgium Linear Technology, USA Silica, USA XILINX, USA Synective Labs, Sweden	Microsemi , USA Arrow Electronics, USA Altera,USA InnoFour, Netherlands AGSTU AB, Sweden
--	---	---	--