Call for FPGAworld Conference
September 2013

International Academic/Industrial Papers, Product Presentations, Exhibits, Demonstrations, Panel session and Tutorials
Stockholm, Copenhagen and Finland

Submissions should be in at least one of these areas

- **DESIGN METHODS - MODELS AND PRACTICES**
  - Project methodology
  - Design methods as Hardware/software co-design
  - Modeling of different abstraction
  - IP component designs
  - Interface design: supporting modularity
  - Integration - models and practices
  - Verification and validation
  - Board layout and verification

- **TOOLS**
  - News
  - Design, modeling, implementation, verification and validation
  - Instrumentation, monitoring, testing, debugging, etc.
  - Synthesis, compilers and languages

- **HW/SW IP COMPONENTS**
  - New IP components for platforms and applications
  - Real-time operating systems, file systems, internet communications

- **PLATFORM ARCHITECTURES**
  - Embedded systems
  - Single/multiprocessor architecture
  - Memory architectures
  - Reconfigurable architectures
  - HW/SW architecture
  - Low power architectures

- **APPLICATIONS**
  - Case studies from users in industry, academic and students
  - HW/SW component presentation
  - Prototyping

- **SURVEYS, TRENDS AND EDUCATION**
  - History and surveys
  - Tutorials
  - Student works and projects

[www.fpgaworld.com](http://www.fpgaworld.com)
Welcome to 9th FPGAworld CONFERENCE! 
September the 4th 2012
Stockholm, ÅF, Solna

The international FPGAworld Conference addresses all aspects of digital and hardware/software system engineering on FPGA technology. It is a discussion and network forum for researchers and engineers working on industrial and research projects, state-of-the-art investigations, development and applications. For further information, please visit www.fpgaworld.com and www.facebook.com/fpgaworld.

EXHIBITORS
Altera, Synopsys, Bitsim, Avnet-Memec, ORSoC, Xelmo, ÅF, Silica, Motion Control, Dini Group, Elektroniktidningen, Innofour, Annapolis Micro Systems, Synective Labs

SPONSORS
<table>
<thead>
<tr>
<th>Time</th>
<th>Event</th>
</tr>
</thead>
<tbody>
<tr>
<td>08:30 - 09:00</td>
<td>Registration</td>
</tr>
</tbody>
</table>
| 09:00 - 09:15 | Conference opening  
Lennart Lindh, FPGAworld                                          |
| 09:15 - 10:00 | Key Note Session  
Managing FPGA design complexity: a software perspective  
Dr. Pieter Hazewindus, Synopsys  
Room: Renen            |
| 10:00 - 10:30 | Coffee Break  
Sponsored by ÅF                                                        |
| 10:30 - 12:00 | Room: Renen  
Session Chair: Tryggve Mathiesen, InformASIC  
Session A1  
FPGA Verification & Development Environment  
Session A2  
Extend the performed simulations to get more robust designs, in a cost effective and time saving way  
Session A3  
Migen, a Python toolbox for building complex digital hardware  
Room: Ålgen  
Session Chair: Tommy Klevin, ÅF  
Session C1  
The impact of requirement traceability in safety critical designs  
Session C2  
Microsemi SmartFusion SOC  
Session C3  
Product Presentation: Silica Zynq-7000 All Programmable SoC            |
<p>| 12:00 - 13:00 | Lunch Break                                                            |</p>
<table>
<thead>
<tr>
<th>Time</th>
<th>Session A4</th>
<th>Session A5</th>
<th>Session A6</th>
<th>Session B1</th>
<th>Session B2</th>
<th>Session B3</th>
<th>Session B4</th>
<th>Session C8</th>
</tr>
</thead>
<tbody>
<tr>
<td>13:00 - 14:30</td>
<td>Will ARM based FPGA SOC change system design Methodology?</td>
<td>Rapid Video Prototyping</td>
<td>Design reuse of both HW an SW - will this finally take off?</td>
<td>A Tag-Based Dynamic Memory Map Architecture in VHDL</td>
<td>A 26 ps RMS time-to-digital converter core for Spartan-6 FPGAs</td>
<td>Implementation of Genetic Algorithms using FPGA Technology</td>
<td>Behavioral specification diversification for logic controllers implemented in FPGA devices</td>
<td>Product Presentation: TBA</td>
</tr>
<tr>
<td>14:30 - 15:00</td>
<td>Coffee Break</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15:00 - 16:00</td>
<td>Session A7</td>
<td>FPGA SoCs - A Centerpiece For Digital Design</td>
<td>Session A8</td>
<td>Model-Based Design for FPGAs - Fact or Fiction?</td>
<td>Panel Discussion</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16:00 - 16:30</td>
<td>Panel Moderator: Per Henricsson, Elektroniktidningen (Swedish Magazine)</td>
<td>Panel: Pieter J. Hazewindus, Synopsys, USA</td>
<td>Tryggve Mathiesen, InformASIC, Sweden</td>
<td>Mike Dini, Dinigroup, USA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16:30 - 18:00</td>
<td>Snacks and mingle</td>
<td>Sponsored by Altera</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Location**
ÅF
Frösundaleden 2A, 169 70 Solna, SWEDEN